Arvind Pawan R.   Powered by Cvitae.org
Arvind Pawan R.




Arvind Pawan R.
www.cvitae.org/rarvind.bits/
 

Resume

last modified 2009-04-06 20:52:46

print CV print CV email CV

CVitae -

ARVIND PAWAN R.




OBJECTIVE


 
To pursue graduate studies and further research in the field of solid state electronics and nanotechnology.
 

EDUCATION


BITS, Pilani, M.Sc (Hons.) Physics / B.E (Hons.) EEE
  • CGPA: 9.50 / 10 Core GPA: 10 / 10

EXPERIENCE


Undergraduate Theses, Tata Institute of Fundamental Research, Mumbai, India
    Summer Internship, Tata Institute of Fundamental Research, Mumbai, India
      Summer Internship, Indira Gandhi Centre for Atomic Research, Kalpakkam, India
      • Worked with prof. E.L.Terrence in the Physical Metallurgical Division on analysis of data from an Electron Probe Micro Analyzer. (EPMA)

      AWARDS


      Recepient of SIA-NOL scholarship by the Government of Singapore for undergraduate study in NUS
      Was one among 60 students all over India to have been awarded Summer Research Fellowship by JNCASR, Bangalore, India
      Was one among 6 students all over India selected for TIFR's Visiting Student's Research programme
      Among top 1% at the national level in the International Physics Olympiad

      SKILLS, TECHNOLOGIES & PROJECTS


      Software Packages: MATLAB, LABView
      Hardware Description Languages: Verilog, VHDL
      High Level Languages: C, C++
      Design Automation Tools: NC Verilog, Model Sim, Eldo Spice, Virtuoso, Cadence
      Technology CAD Tools: Silvaco - Atlas and Athena, MEDICI
      Assembly Languages: Intel 8086, TMS 320 C5x, C6x

      REFERENCES


      will be provided upon request

      Connections

      OFFLINE Dirk Englund